Velaura AI

Security Architect (AI)

In short

This role owns end-to-end security architecture for Physical AI SoCs, from early design through tape-out and production, at a company building Physical AI chips. It covers hardware roots of trust, secure boot, key management, secure debug, and protection for AI workloads, plus leading threat modeling and supporting certification efforts. It requires 10+ years of security engineering/architecture experience, deep hardware security and applied cryptography expertise, and knowledge of physical/side-channel attack countermeasures.

About the Role
You will own end-to-end security architecture for Physical AI SoCs from early architecture through tape-out and production. You will define hardware roots of trust, secure boot, key management, secure debug, lifecycle controls, and protection for AI workloads. You will lead threat modeling, establish security standards, support assurance activities, and mentor engineers.
Requirements
•10+ years of experience in security engineering or architecture
•Experience defining hardware or SoC security for shipping silicon or embedded platforms
•Expertise in hardware security primitives, including root of trust, secure boot, trusted execution environments, key management, secure debug, and cryptographic implementations
•Applied cryptography
•Knowledge of physical and side-channel attacks, including fault injection and power or EM analysis, and countermeasures
•Experience with SoC development flows across RTL, silicon design, firmware, and low-level platform software
•Threat modeling
•Master's degree in Electrical or Computer Engineering, Computer Science, or a related field, or equivalent practical experience
•Written and verbal communication
•Technical leadership
•Mentoring
Responsibilities
•Own the SoC security architecture, including hardware root of trust, secure boot, key management, secure debug, and lifecycle and provisioning strategy
•Architect protection for AI workloads and sensitive on-chip assets, including model confidentiality, model integrity, secure AI and NPU execution, memory isolation, trusted execution environments, and cryptographic acceleration
•Lead threat modeling and security risk assessments for SoC subsystems
•Translate physical, side-channel, fault-injection, and supply-chain threats into hardware and firmware requirements
•Embed security requirements into RTL, boot flows, and SDKs and review implementations against the architecture
•Define secure updates, attestation, and device identity approaches
•Establish security architecture standards, review processes, and design practices
•Support certification, audit, and customer security-assurance efforts
•Mentor engineers
Benefits
•Equity compensation
•Medical coverage
•Dental coverage
•Vision coverage
•Paid time off
•Flexible work arrangements

Stop applying.
Get referred.

$10 in free credits

In just 60 seconds, fully on autopilot — Eraldt's AI agents read your CV, map the roles you fit, find live vacancies and the people who can refer you, write personal emails, and get you referred.

This isn't an application: your CV doesn't go to the company, and we don't promise a referral for this exact role.

Discover who else lands interviews on autopilot